VLSI layout constraints